

ABSTRACT

1 A bus bridge is defined to provide an interface between
2 two AHB buses. These busses normally have separate
3 requirements but both must provide high performance. The
4 first is for transfer of data from CPU to memory and
5 peripherals. The second is to support the transfer of a large
6 amount of data by a single peripheral to local memory or other
7 local peripherals. The AHB-to-HTB bus bridge provides a means
8 for the interfacing these two separate AHB buses allowing
9 communication between them and securing data integrity. The
10 bus bridge of this invention is defined to be an AHB memory
11 bus slave but a high performance data transfer bus master.